Question

Notify Me Bookmark

The three-transistor circuit shown in Fig. P3.7 is lo be used as a current source. For this circuit, the. 0.18-µm CMOS device parameters in Table 1.5 are used, (W/L)1 = 4 µm/0.25 µm and (W/L)2 = 12 µm/0.25 µm. a) Determine the size of transistor so that I1 = 200 µA. b. What is the maximum voltage that can appear at Vo while still keeping in saturation? c. Keeping the device sizes the same, calculate a new value for the resistor so that I1 = 250 µA.

The three-transistor circuit shown in Fig. P3.7 is lo be used as a current source. For this circuit, the. 0.18-µm CMOS device parameters in Table 1.5 are used, (W/L)1 = 4 µm/0.25 µm and (W/L)2 = 12 µm/0.25 µm. a) Determine the size of transistor so that I1 = 200 µA. b. What is the maximum voltage that can appear at Vo while still keeping in saturation? c. Keeping the device sizes the same, calculate a new value for the resistor so that I1 = 250 µA.

The three-transistor circuit shown in Fig. P3.7 is lo be used as a current source. For this circuit, the. 0.18-µm CMOS device parameters in Table 1.5 are used, (W/L)1 = 4 µm/0.25 µm and (W/L)2 = 12 µm/0.25 µm. a) Determine the size of transistor so that I1 = 200 µA. b. What is the maximum voltage that can appear at Vo while still keeping in saturation? c. Keeping the device sizes the same, calculate a new value for the resistor so that I1 = 250 µA.

Image text
The three-transistor circuit shown in Fig. P3.7 is lo be used as a current source. For this circuit, the. 0.18-µm CMOS device parameters in Table 1.5 are used, (W/L)1 = 4 µm/0.25 µm and (W/L)2 = 12 µm/0.25 µm. a) Determine the size of transistor so that I1 = 200 µA. b. What is the maximum voltage that can appear at Vo while still keeping in saturation? c. Keeping the device sizes the same, calculate a new value for the resistor so that I1 = 250 µA.

Detailed Answer

3 0

Please enter your email here. You will get email when this question is answered by our tutor.

Answer
Doubtrix Logo

This Problem has been solved!

You'll get a detailed, step-by-step and expert verified solution.

Join Doubtrix with 7-days free trial

  • Icon Correct & Verified Answers
  • Icon No AI-Generated Answers
  • Icon Video Solution for Difficult Questions
  • Icon Work With Experts to Reach at Correct Answers
Login Sign Up
  • Student Reviews:
  • (3)
  • Correct answers (3)
  • Complete solution (3)
  • Step-by-step solution (3)
  • Fully explained (3)

Similar/Related Questions

Shown in Fig. P3.22 is a PMOS current mirror with VDD = 1.8 V, Ibias = 150 µA, R = 2 kΩ, and all transistors sized (W/L) = 18 µm/0.2 µm and having the device parameters for the 0.18-µm CMOS process in Table 1.5. a. With v0 = 1 V, are all transistors in active mode? b. What is the maximum voltage that can appear at vo while still keeping all transistors in active mode? c. Assuming all transistors are in active mode, what is the small-signal output resistance seen looking into the drain of Q4? d. Compare this current mirror to the conventional cascode current mirror presented in Section 3.6.

Shown in Fig. P3.22 is a PMOS current mirror with VDD = 1.8 V, Ibias = 150 µA, R = 2 kΩ, and all transistors sized (W/L) = 18 µm/0.2 µm and having the device parameters for the 0.18-µm CMOS process in Table 1.5. a. With v0 = 1 V, are all transistors in active mode? b. What is the maximum voltage that can appear at vo while still keeping all transistors in active mode? c. Assuming all transistors are in active mode, what is the small-signal output resistance seen looking into the drain of Q4? d. Compare this current mirror to the conventional cascode current mirror presented in Section 3.6.
Solution
0 0

Consider the common-source amplifier shown in Fig. P3.11. The transistors are sized (W/L)1 = 6 µm/0.3 µm and (W/L)2 = 4 µm/0.3 µm. Transistor Q1 is biased so that Veff1 = 200 mV. Using the 0.18−µm CMOS device parameters in Table 1.5, and assuming a supply voltage of 1.8 V, estimate: a. the power consumption of the amplifier b. the small-signal output resistance of the amplifier c. the small-signal gain of the amplifier, vout /vin

Consider the common-source amplifier shown in Fig. P3.11. The transistors are sized (W/L)1 = 6 µm/0.3 µm and (W/L)2 = 4 µm/0.3 µm. Transistor Q1 is biased so that Veff1 = 200 mV. Using the 0.18−µm CMOS device parameters in Table 1.5, and assuming a supply voltage of 1.8 V, estimate: a. the power consumption of the amplifier b. the small-signal output resistance of the amplifier c. the small-signal gain of the amplifier, vout /vin

 
Solution
1 0

Shown in Figure Q2 is a PMOS current mirror with VDD = 1.8 V, Ibias = 150 μA, R = 2 kΩ, and all transistors sized (W/L) = 18 μm/0.2 μm and having the device parameters for the 0.18−μm CMOS process in Appendix I. Figure 3 a. With vo = 1 V, are all transistors in saturation mode? b. What is the maximum voltage that can appear at vo while still keeping all transistors in saturation mode? c. Assuming all transistors are in saturation mode, what is the small-signal output resistance seen looking into the drain of Q4?
Solution
0 0